



**Datasheet**

# **IMPINJ M775 TAG CHIP DATASHEET**

**IPJ-M775A-A00**

# 1 OVERVIEW

[Impinj® M700 series RAIN RFID tag chips](#) provide high performance, fast inventory capability, and advanced features for next-generation, universal RAIN RFID tags.

The Impinj M700 series includes Impinj M730, M750, M770 and M775 tag chips which can be attached to or embedded in nearly any item, globally, to enable solutions for high-speed inventory counting, loss prevention with frictionless self-checkout, and embedded tagging with seamless product returns. With their reduced size and high performance, these tag chips enable the development of high-performing smaller tags that require less material.

The Impinj M700 series tag chips provide increased sensitivity, improved readability, advanced features, and are compatible with the global GS1 UHF Gen2v2 standard which ISO/IEC standardized as 18000-63.

The Impinj M775 tag chip supports the Gen2v2 *Authenticate* command and provides cryptographic tag authentication using a cryptographic engine built on ISO/IEC 29167-11.

When combined with a next-generation reader like the [Impinj R700 RAIN RFID reader](#), Impinj M700 series-based tags help advance RAIN RFID performance at dock doors, conveyors, and store exits.

## 1.1 Specifications Summary

- Read sensitivity of up to -24 dBm with a dipole antenna
- Write sensitivity of up to -21 dBm with a dipole antenna
- Authenticate sensitivity of up to -22.5 dBm with a dipole antenna
- 96 bits of Serialized TID with 48-bit serial number
- Impinj M775 memory configuration: 128 bits of EPC memory, 32 bits of User memory
- Inlay compatibility between Impinj M730, M750, M770 and M775 tag chips
- ISO/IEC 18000-63 and EPCglobal Gen2v2 compliant

## 1.2 Features Summary

The Impinj platform lays a foundation for the development of IoT solutions, RAIN devices, and RAIN tags, extending the Internet's reach from the cloud, through edge connectivity devices, all the way to physical items. As part of the platform, Impinj uniquely provides patented features and technologies that extend the capabilities of a standardized RAIN system. These include: Impinj AutoTune, Enduro, FastID, Integra, MarginRead, Protected Mode, and TagFocus.

- **Gen2v2 *Authenticate* command support** — Highly optimized cryptographic engine provides cryptographic tag authentication under the most demanding environments
- **Impinj Enhanced AutoTune™ (V2) Adaptive RF Tuning** — Optimizes performance to the tag's environment for improved readability across different materials, tag form factors, and operating frequencies
- **Impinj Enhanced Integra™ (V2) Memory Diagnostics** — Suite of diagnostics verify tag chip health and validate data encoding to consistently deliver more accurate data and reliable tags. This includes built-in memory error detection with parity checking applied throughout normal Gen2v2 operation
- **Impinj Protected Mode** — Enables loss prevention and protects consumer privacy by making a tag invisible to RAIN readers. The tag can be returned to normal operation and made visible to readers using a secure password
- **Unkillable Mode** — When used in conjunction with the Impinj Protected Mode feature, the unkillable mode prevents an Impinj M775-based tag from being killed before it is put in the protected mode
- **Short-Range Mode** — Decreases a tag's read range by >90% via the EPCglobal Gen2v2 *Untraceable* command

- **Shared Access and Kill Passwords** — Protect tag memory blocks or permanently deactivate the tag
- **Impinj Enduro™ IC Bonding Technology** — Patented bonding pad design optimizes eco-friendly tag performance and delivers high-quality tags for improved tag yield, reliability, and durability
- **Impinj TagFocus™ Read Redundancy Prevention** — Unique algorithm prevents multiple reads of the same chip so that hard-to-read tags can be read more accurately within a complex population of tags
- **Impinj FastID™ High-Speed Reading** — Reduces inventory time by simplifying the tag-identification steps needed when using a TID-based numbering system
- **Self-Serialization** — Scalable built-in serialization

# TABLE OF CONTENTS

<b>1</b>	<b>Overview</b> .....	<b>1</b>
1.1	Specifications Summary .....	1
1.2	Features Summary .....	1
<b>2</b>	<b>Introduction</b> .....	<b>5</b>
2.1	Scope .....	5
2.2	Reference Documents .....	5
<b>3</b>	<b>Functional Description</b> .....	<b>6</b>
3.1	Impinj M775 Tag Chip Block Diagram .....	6
3.1.1	Power Management .....	6
3.1.2	Impinj Enhanced AutoTune (V2) .....	6
3.1.3	Modulator/Demodulator .....	6
3.1.4	Tag Controller .....	6
3.1.5	Nonvolatile Memory .....	6
3.2	Support for Optional Gen2v2 Commands .....	7
3.2.1	Authenticate Command .....	8
3.2.1.1	Authentication Command Examples .....	10
3.3	Impinj Enhanced Integra (V2) Memory Diagnostics .....	10
3.3.1	Memory Parity Self-Check .....	10
3.3.2	Factory Memory Parity Check .....	10
3.3.3	EPC Parity Check .....	10
3.3.4	Read Memory Parity Check .....	11
3.3.5	Shared Password Parity Check .....	11
3.3.6	Cryptographic Key Parity Check .....	11
3.3.7	Recommended Memory Parity Self-Check Usage Guidelines .....	11
3.3.8	MarginRead Command .....	11
3.3.9	Recommended MarginRead Usage Guidelines .....	13
3.4	Impinj Protected Mode .....	13
3.5	Advanced Impinj Inventory Features .....	13
3.6	Pad Descriptions .....	14
3.7	Differential Antenna Input .....	14
3.8	Impinj M700 Series Antenna Reference Designs .....	14
3.9	Impinj M775 Tag Chip Dimensions .....	15
<b>4</b>	<b>Interface Characteristics</b> .....	<b>15</b>
4.1	Antenna Connections .....	15
4.2	Impedance Parameters .....	15
4.3	Reader-to-Tag (Forward Link) Signal Characteristics .....	17
4.4	Tag-to-Reader (Reverse Link) Signal Characteristics .....	18
<b>5</b>	<b>Tag Memory</b> .....	<b>19</b>
5.1	Impinj M775 Tag Chip Memory Map .....	19
5.2	Logical vs. Physical Bit Identification .....	20
5.3	Reserved Memory .....	20
5.3.1	Shared Access and Kill Password .....	21
5.3.1.1	Access Password .....	21
5.3.1.2	Kill Password .....	21
5.3.1.3	Locking Password .....	22
5.3.2	Short Range Mode .....	22
5.3.3	Impinj AutoTune Disable and AutoTune Value .....	23
5.3.4	Unkillable Mode .....	23
5.4	EPC Memory (EPC Data, Protocol Control Bits, and CRC16) .....	24
5.4.1	CRC16 .....	24
5.4.2	Protocol Control Word and Extended Protocol Control Word .....	24
5.4.3	EPC Data .....	26
5.5	Tag Identification (TID) Memory .....	26
5.6	User Memory .....	27
<b>6</b>	<b>Absolute Maximum Ratings</b> .....	<b>27</b>
6.1	Temperature .....	27
6.2	Electrostatic Discharge (ESD) Tolerance .....	28

6.3 NVM Use Model.....	28
<b>7 Ordering Information .....</b>	<b>28</b>
<b>8 Notices .....</b>	<b>29</b>

## 2 INTRODUCTION

### 2.1 Scope

This datasheet defines the physical and logical specifications for the EPCglobal Gen2-compliant Impinj M775 tag chip, a reader-talks-first, radio frequency identification (RFID) component operating in the UHF frequency range.

### 2.2 Reference Documents

The following reference documents were used to compile this datasheet:

- EPC™ Radio-Frequency Identity Protocols Generation-2 UHF RFID Protocol for Communications at 860 MHz – 960 MHz (Gen2v2 Specification, version 2.1 Jul 2018)
  - The conventions used in the Gen2v2 Specification (normative references, terms and definitions, symbols, abbreviated terms, and notation) were adopted in the drafting of this datasheet. Users of this datasheet should familiarize themselves with the Gen2v2 Specification.
- Impinj M775 Wafer Specification
- Impinj Wafer Map Orientation Guide
- TID Memory Maps for Impinj Monza Self-Serialization Application Note
- EPC™ Tag Data Standards Specification 1.13
- EPCglobal “Interoperability Test System for EPC Compliant Class-1 Generation-2 UHF RFID Devices” v.2.1, Jul 2018
- ISO/IEC 29167-11


Consult these documents for more information about compliance standards and specifications.

## 3 FUNCTIONAL DESCRIPTION

The Impinj M775 tag chip fully supports all mandatory commands of the EPCglobal Gen2v2 specification as well as optional commands and features (see Support for Optional Gen2v2 Commands, section 3.2).

### 3.1 Impinj M775 Tag Chip Block Diagram

Figure 1: Block Diagram



#### 3.1.1 Power Management

The tag is activated by proximity to an active reader. When the tag enters a reader's RF field, the Power Management block converts the induced electromagnetic field to the DC voltage that powers the chip.

#### 3.1.2 Impinj Enhanced AutoTune (V2)

The Impinj Enhanced AutoTune (V2) block adjusts Impinj M775 tag chip power harvesting from the inlay antenna by adjusting the chip's input capacitance. The refined tuning algorithm improves symmetry around tag resonances and widens the dynamic range of the IC sensitivity across the entire 860-960 MHz UHF spectrum. Impinj AutoTune adjustment occurs at every IC power up and is held for the remainder of the time that the tag chip is powered. For information on how to read out the Impinj AutoTune values or configure this feature, refer to Impinj AutoTune Disable and AutoTune Value, section 5.3.3.

#### 3.1.3 Modulator/Demodulator

The Impinj M700 series tag chips demodulate any of a reader's three possible modulation formats, DSB-ASK, SSB-ASK, or PR-ASK with PIE encoding. The tag communicates to a reader via backscatter of the incident RF waveform by switching the reflection coefficient of its antenna pair between reflective and absorptive states. Backscattered data is encoded as either FM0 or Miller subcarrier modulation (with the reader commanding both the encoding choice and the data rate).

#### 3.1.4 Tag Controller

The Tag Controller block is a finite state machine (digital logic) that carries out command sequences and performs a number of overhead duties.

#### 3.1.5 Nonvolatile Memory

The Impinj M700 series tag chip embedded memory is nonvolatile memory (NVM) cell technology, specifically optimized for RFID applications. All programming overhead circuitry is integrated on chip. Impinj M775 tag chip NVM provides 100,000 write cycle endurance or 20-year data retention.

The memory write speed for the Impinj M775 tag chip is 3.2 ms per *Write*, *BlockWrite*, *Lock* or *Kill* operation, for writing up to 32 bits.

The NVM block is organized into three segments:

- EPC memory: 128 bits
  - The Protocol-Control word contains an additional 9 programmable bits
- User memory: 32 bits
- Reserved memory, which includes the shared access and kill passwords, feature and chip control words.

The ROM-based Tag Identification (TID) memory contains the EPCglobal class ID, the manufacturer identification, and the model number. It also contains an extended TID consisting of a 16-bit header and 48-bit serialization.

See Table 1 for the Impinj M775 memory organization.

**Table 1: Impinj M775 Memory Organization**

Memory Section	Impinj M775
<b>EPC</b>	128 bits
<b>User</b>	32 bits
<b>TID (not changeable)</b>	Serial Number – 48 bits
	Extended TID Header – 16 bits
	Company/Model Number – 32 bits
<b>Reserved</b>	Chip Configuration
	Kill Password – 32 bits, shared
	Access Password – 32 bits, shared

### 3.2 Support for Optional Gen2v2 Commands

The Impinj M775 tag chip supports the optional commands listed in Table 2. For further details on these commands, refer to the EPC™ Radio-Frequency Identity Protocols Generation-2 UHF RFID Protocol for Communications at 860 MHz – 960 MHz (Gen2v2 Specification).



**Table 2: Supported EPCglobal Gen2v2 Specification Commands**

Command	Details
<b>Access</b>	Supports full functionality of the Access command Allows control of user access to write and/or lock the tag
<b>BlockWrite</b>	Accepts valid one-word commands Accepts valid two-word commands if pointer is an even value Returns error code “Not supported” (00000001 <sub>2</sub> ) if it receives a valid two-word command with an odd value pointer Returns error code “Not supported” (00000001 <sub>2</sub> ) if it receives a command for more than two words Does not respond to BlockWrite commands of zero words
<b>Lock</b>	Separately lockable EPC and User memory bank Lockable access and kill password – these passwords share the same lock status and cannot be locked independently from each other. For further details on locking the shared password, see section 5.3.1.3 The TID memory bank is perma-locked at the factory and is read only
<b>Untraceable</b>	Impinj M700 series tag chips support only the Range parameter of the Untraceable command to shift between short/reduced range and full, normal operating range. This includes supporting temporarily toggling the range. The EPC length field (L bits) must match the EPC length field (StoredPC bits 10 <sub>h</sub> – 14 <sub>h</sub> ) For an alternative method to set a tag for short range, see section 5.3.2
<b>Authenticate</b>	Supports tag authentication as defined in ISO/IEC 29167-11. The Cryptographic Suite Identifier (CSI) is 01 <sub>h</sub> For further details on use of the Authenticate command, see section 3.2.1

**Note: The Impinj M700 series tag chip support all mandatory commands. However, the kill and access password have the same value and lock status.**

### 3.2.1 Authenticate Command

Impinj M775 tags support the Gen2v2 *Authenticate* command to provide cryptographic tag authentication. This may be used as part of a brand authentication or a secure supply chain solution among many others. Every Impinj M775 tag comes with a unique, pre-programmed key which is used to generate the response to properly formatted Authenticate commands. The key is unique for every IC, is not user readable, and may not be changed.

When using the *Authenticate* command, a reader specifies the necessary parameters according to Table 3. The message payload in the *Authenticate* command contains a *challenge* which is used in the computation of the tag response. The computation of the tag response also includes a tag-generated random number that is often referred to as a salt. The salt randomizes the tag response and a reader is unlikely to see the same tag response even when the same challenge has been sent.

The validity of a tag response for a given reader challenge can be established using the *Impinj Authentication Service*, or IAS. For more information about using the IAS, please contact [support@impinj.com](mailto:support@impinj.com).

Tags can respond to the *Authenticate* command in the **open** or **secured** state; use of this command is independent of the access password value or lock statuses of the Impinj M775 tag chip.

If an Impinj M775 receives an *Authenticate* specifying an unsupported CSI, an improperly formatted or not executable message, or an improper cryptographic parameter then the Tag shall not execute the *Authenticate* and instead treat the command's parameters as unsupported. For more details, refer to Table C-30 in the Gen2v2 protocol.

**Table 3: *Authenticate* Command Details**

Authenticate Command	Command	RFU	SenRep	IncRepLen	CSI	Length	Message	RN	CRC
# of bits	8	2	1	1	8	12	48	16	16
Description (values in binary)	1101 0101	00	0: store (unsupported) 1: send (supported)	0: Omit length from reply 1: Include length in reply	CSI = 0000 0001	Length of message = 0000 0011 0000	Message length defined by CSI	handle	CRC-16

- SenRep:
  - 1: Impinj M775 tags only support SenRep=1; that is sending and not storing the response to an *Authenticate* command
- IncRepLen:
  - 0: Length of response will be omitted
  - 1: Length of response will be included in the tag reply. For Impinj M775, the tag response will be 64 or 128 bits, depending on the message payload
- CSI:
  - 0000 0001<sub>2</sub> or 01<sub>h</sub>: Impinj M775 only supports the cryptographic suite ISO/IEC 29167-11. For more details about this suite, please refer to the standard
- Length:
  - 0000 0011 0000<sub>2</sub> or 030<sub>h</sub>: The message length must be 48 bits (030<sub>h</sub>)
- Message format:
  - 48 bits, consisting of a 6-bit header and 42-bit random challenge
    - Header:
      - 000000<sub>2</sub>: Impinj M775 will perform the cryptographic computation and return the 64-bit result
      - 000001<sub>2</sub>: Impinj M775 will perform the cryptographic computation and return 64 bits of the TID (see below for details) pre-pended to the 64-bit result
    - Challenge:
      - 42-bit number used as input to the tag computation

If the message payload for the *Authenticate* command includes a header of 000001<sub>2</sub>, then the tag shall include the compact version of the TID in response to a valid command. The compact TID is 64 bits in length and consists of words 1, 3, 4 and 5 of the full TID. These words contains the full 12 bit tag model number and 48 bits of serialization. The following table illustrates the Impinj M775 TID in the full 96-bit format and in the 64-bit compact format.

**Table 4: Full TID and Compact TID Description**

Response	Full TID	Compact TID
Value (hex)	E2C0 11A2 2000 XXXX XXXX XXXX	11A2 XXXX XXXX XXXX
Words	0-5	1, 3-5
# of bits	96	64

**Note: The value for X denotes the unique serialization values for each chip**

- Tag will respond with unsupported error code for any malformed *Authenticate* command, except if the length field value is not the correct value (48 bits), in which case the tag will not respond.
- Tag will respond with error code 00000000<sub>2</sub> if an error is detected in the key
- Tag will respond insufficient power error if the tag does not have enough power to complete the *Authenticate* command

### 3.2.1.1 Authentication Command Examples

This section gives examples of *Authenticate* challenge-response scenarios. In this section, the same tag is used for each example and the salt is the same to simplify the examples. In practice, the randomly generated salt will cause the tag response to change from repeated *Authenticate* commands. The *Authenticate* commands use the following parameters:

- SenRep = 1<sub>2</sub>
- IncRepLen = 0<sub>2</sub>
- CSI = 0000 0001<sub>2</sub>
- Length = 0000 0011 0000<sub>2</sub>

#### Authenticate example 1: Tag replies with cryptographic response only

- TID: E2C0 11A2 2000 0123 4567 FFFF<sub>h</sub>
- *Authenticate* message payload (48 bits): 00FA 2371 0735<sub>h</sub>
- Example tag response to *Authenticate* command (64 bits): C2D6 57CE 550D 1292<sub>h</sub>

#### Authenticate example 2: Tag replies with cryptographic response and compact TID

Values from the full and compact TID are in blue below.

- TID: E2C0 11A2 2000 0123 4567 FFFF<sub>h</sub>
- *Authenticate* message payload (48 bits): 04FA 2371 0735<sub>h</sub>
- Example tag response, with same random salt as above, to *Authenticate* command (128 bits):  
11A2 0123 4567 FFFF C2D6 57CE 550D 1292<sub>h</sub>

## 3.3 Impinj Enhanced Integra (V2) Memory Diagnostics

Impinj M700 series tag chips have improved data integrity features that enhance encoding and data reliability. These features include Memory Parity Self-Check and the *MarginRead* command.

### 3.3.1 Memory Parity Self-Check

The Impinj Integra self-check feature in Impinj M700 series tag chips has been expanded to include automatic word-wise parity checking for all memory spaces. Automatic parity checking prevents tags from sending corrupt data to a reader during Gen2v2 inventory rounds or read operations.

The tag has an additional parity bit for each word stored on the chip used for implementing memory parity checks during typical Gen2v2 operations described in this section. The parity bits are used for internal parity checking and are not directly readable.

### 3.3.2 Factory Memory Parity Check

At IC power-up, parity is checked in Reserved memory words 4 - 6 and TID memory words 0 - 5. The tag will not send any response if parity fails on any of these words. If the tag backscatters an RN16, e.g. in response to a *Query* command during an inventory, the parity check has passed for this memory.

### 3.3.3 EPC Parity Check

During a typical inventory round, the EPC data, as specified by the EPC length, is checked for parity errors. If an error is detected in the EPC data at IC power-up, the tag will respond with a zero-length EPC. If an error is detected in the PC word, the tag will respond with a zero-length EPC and an inverted PacketCRC. If an error is detected in the EPC data during a normal inventory but after IC power-up, the

tag will respond with the EPC data and an inverted PacketCRC. If there are no parity errors, the tag will respond with the expected EPC data.

### 3.3.4 Read Memory Parity Check

Parity is checked on individual words of memory by issuing a *Read* command. The target word(s) will be checked for parity errors. If an error is detected, tag will respond with the read data and an inverted CRC. If there are no parity errors, the tag will respond with the expected data.

### 3.3.5 Shared Password Parity Check

Parity is checked on the shared password by issuing a *Kill* or *Access* command sequence. If an error is detected in the shared password, the tag will not be able to enter the **killed** or **secured** states and the tag will respond with the error codes shown below. If no errors are detected, the tag responds as expected and may therefore enter the **killed** or **secured** states by issuing the *Kill* or *Access* command sequences, respectively, with the correct password.

- *Kill* command sequence: tag with parity error in shared password responds with an error code as if the kill password = 0
  - Tag sends *delayed* reply with error code
- *Access* command sequence: tag with parity error in shared password responds with an error code indicating the access is disallowed
  - Tag sends error code 00000000<sub>2</sub>

### 3.3.6 Cryptographic Key Parity Check

Parity is checked on the cryptographic key by issuing a properly formatted *Authenticate* command. If an error is detected in the key, the tag will respond with the error code 00000000<sub>2</sub>. If there are no parity errors, the tag will respond with the expected data.

### 3.3.7 Recommended Memory Parity Self-Check Usage Guidelines

Memory Parity Self-Check is designed to allow reliable, automatic screening capabilities to improve quality when manufacturing RAIN RFID tags with Impinj endpoint ICs. Memory failures are rare but are a reality of RFID tag manufacturing. In RAIN RFID, there are potential points of failure throughout the tag manufacturing ecosystem before finished tags are attached to items—from the silicon manufacturing process through inlay manufacturing, label conversion, and finally the printing and encoding of finished tags. If the integrity of a tag is compromised, it should be screened out as early as possible.

The Impinj Enhanced Integra (V2) Memory Parity Self-Check provides a seamless, built-in mechanism to minimize the risk of damaged parts being put into service. Bit flips are easily screened on Impinj M700 series tag chips as they will self-report issues, checking their memory during every Gen2v2 inventory round or read operation.

- If inventory rounds or read operations complete successfully, no parity errors were detected
- If locking an Impinj M700 series tag with a non-zero password, parity will be checked on the shared password automatically during the normal lock command sequence.
  - An *Access* command is required before issuing a *Lock* command to a tag with a non-zero password
  - Parity on the shared password is checked in response to the *Access* command
  - If the *Access* command sequence is successful, no parity errors were detected in the password

### 3.3.8 MarginRead Command

*MarginRead* is a Gen2v2-compliant custom command supported by Impinj tag chips with Impinj Integra. This command allows a reader to explicitly verify that each bit of the tag chip NVM is strongly written and

has sufficient charge margin for reliable operation. It is used for tag quality control to ensure data integrity and for failure analysis.

Table 5, Table 6, and Table 7 provide details about the custom Impinj *MarginRead* command.

**Table 5: *MarginRead* Command Code**

Command	Code	Length	Details
<b>MarginRead</b>	1110000000000001	≥ 67 bits	<ul style="list-style-type: none"> <li>The MarginRead command allows checking for sufficient write margin of known data</li> <li>The tag must be in the open or secured state to respond to the command</li> <li>If a tag receives a MarginRead command with an invalid handle, it ignores that command</li> <li>The tag responds with the Insufficient Power error code if the power is too low to execute a MarginRead</li> <li>The tag responds with the Other error code if the margin is bad for a bit in the mask or if a non-matching bit is sent by the reader</li> <li>The MarginRead command is only applicable for programmable sections of the memory</li> </ul>

**Table 6: *MarginRead* Command Details**

MarginRead Command	Code	Mem Bank	Bit Pointer	Length	Mask	RN	CRC-16
#bits	16	2	EBV	8	Variable	16	16
Details	11100000 00000001	00: Reserved 01: EPC 10: TID 11: User	Starting Bit Address Pointer	Length in Bits	Mask Value	Handle	CRC-16

**Table 7: *MarginRead* Command Field Descriptions**

Field	Description
Mem Bank	The memory bank to access
Bit Pointer	An EBV that indicates the starting bit address of the mask
Length	Length of the mask field from 1-255 A value of zero shall result in the command being ignored
Mask	This field must match the expected values of the bits The chip checks that each bit matches what is in the mask field with margin
RN	The tag will ignore any <i>MarginRead</i> command received with an invalid handle

The tag response to the *MarginRead* Command uses the preamble specified by the TRext value in the *Query* command that initiated the round. See Table 8 for tag response details.

**Table 8: Tag Response to a Passing *MarginRead* Command**

Response	Header	RN	CRC-16
#bits	1	16	16
Description	0	Handle	CRC-16

### 3.3.9 Recommended *MarginRead* Usage Guidelines

There are several ways that the *MarginRead* command could be used with Impinj M700 series tag chips. Impinj M700 series ICs are pre-serialized at the factory; the *MarginRead* command allows a programming reader to check that the pre-serialized data is written correctly and does not need to be re-encoded. Another recommended use of *MarginRead* is secondary and independent verification of the encoding quality. *MarginRead* can also be used for diagnosis when doing failure analysis on tags.

## 3.4 Impinj Protected Mode

The Impinj M700 series tag chips include an advanced tag data protection feature that can be used to enhance consumer privacy while supporting EAS and loss prevention capabilities.

A tag with an Impinj M700 series tag chip can be made invisible to RAIN RFID readers using Impinj Protected Mode. It allows a tag to become completely RF silent to all Gen2v2 commands but return to normal Gen2v2 operation when it receives the correct command sequence.

For more information on enabling Impinj Protected Mode in Impinj M700 series tag chips, please request support through the Impinj Support Portal at <https://support.impinj.com>.

## 3.5 Advanced Impinj Inventory Features

Impinj tag chips support two unique, patented features that work within the RAIN standard and boost inventory performance for traditional EPC and TID-based applications:

- Impinj TagFocus mode minimizes redundant reads of strong tags, allowing the reader to focus on weak tags that are typically the last to be found. Using Impinj TagFocus, readers can suppress previously read tags by indefinitely refreshing their S1 B state.
- Impinj FastID mode makes TID-based applications practical by boosting TID-based inventory speeds. Readers can inventory both the EPC and the TID without having to perform access commands. Setting the EPC word length to zero enables TID-only serialization.

### 3.6 Pad Descriptions

Impinj M700 series tag chips have two external Impinj Enduro pads available to the user: one RF+ pad, and one RF- pads. RF+ and RF- form a single differential antenna port, as shown in Table 9 (see also Figure 1 and Figure 2). Note that neither of these pads connects to the chip substrate.


**Table 9: Pad Descriptions**

External Signals	External Pad	Description
RF+	1	Differential RF Input Pads for Antenna
RF-	2	

### 3.7 Differential Antenna Input

All interaction with the Impinj M700 series tag chips, including generation of its internal power, air interface, negotiation sequences, and command execution, occurs via the chip's differential antenna port. The differential antenna port is connected with the RF+ pad connected to one terminal and the RF- pad connected to the other terminal.

**Figure 2: Impinj M700 Series Tag Chip Die Orientation**



**Note:** This image is for illustration purposes only.

### 3.8 Impinj M700 Series Antenna Reference Designs

Impinj M700 series tag chips are designed to be drop-in compatible in the same inlay antenna designs. Impinj has reference designs available for use by Impinj customers under the terms of the Impinj Antenna License Agreement.

Access to these reference design documents is restricted. To access these documents, users must obtain access permission by creating an Impinj access account and submitting a request form through the

[Impinj Partner Access page](#). Once Impinj has accepted their request, users can use their access credentials to view the Impinj Endpoint IC reference design documents page on the [Support Portal](#).

### 3.9 Impinj M775 Tag Chip Dimensions

Chip dimensions for Impinj M775

- 396.7  $\mu\text{m}$  x 309.2  $\mu\text{m}$  rectangular die size
- 126.9  $\mu\text{m}$  x 277.2  $\mu\text{m}$  pad size
- 111  $\mu\text{m}$  pad spacing at center of die
- 137.3  $\mu\text{m}$  pad spacing at edge of die


## 4 INTERFACE CHARACTERISTICS

This section describes the RF interface of the tag chip and the modulation characteristics of both communication links: reader-to-tag (Forward Link) and tag-to-reader (Reverse Link).

### 4.1 Antenna Connections

Figure 3 shows antenna connections for Impinj M700 series tag chips.

**Figure 3: Antenna Connection for Inlay Production**



This connection configuration for inlay production connects the Impinj M700 series tag chip RF+ pad to one antenna terminal and the RF- pad to the opposite polarity terminal. Impinj Enduro pads allow relatively coarse antenna geometry, and thus enable relaxed resolution requirements for antenna patterning compared to bumped products. The diagram in Figure 3 shows the recommended antenna trace arrangement and chip placement, with antenna traces partially overlapping the Impinj Enduro pads but not extending into the clear space between Enduro pads.

### 4.2 Impedance Parameters

To realize the full performance potential of the Impinj M775 tag chip, it is imperative that the antenna present the appropriate impedance at its terminals. A simplified lumped element tag chip model, shown in



Figure 4, is the conjugate of the optimum source impedance, which is *not* equal to the chip input impedance. This indirect, source-pull method of deriving the port model is necessary due to the non-linear, time-varying nature of the tag RF circuits. The model is a good mathematical fit for the chip over a broad frequency range.

The lumped element values are listed in Table 10, where  $C_{mount}$  is the parasitic capacitance due to the antenna trace overlap with the chip surface,  $C_p$  appears at the chip terminals and is intrinsic to the chip, and  $R_p$  represents the energy conversion and energy absorption of the RF circuits.

**Figure 4: Tag Chip Linearized RF Model**




Table 10 shows the values for the chip port model for Impinj M775 tag chip, which apply to all frequencies of the primary regions of operation (including North America and Europe).

**Table 10: Impinj M775 RF Parameters**

Parameter	Typical Value	Comments
$R_p$	2.37 kOhm	Calculated for linearized RF model shown in Figure 4.
$C_p$	0.93 pF	Intrinsic chip capacitance when AutoTune is mid-range, including Enduro pads.
$C_{mount}$	0.09 pF	Typical capacitance due to adhesive and antenna mount parasitics.
Total Load Capacitance	1.02 pF	Total load capacitance presented to antenna model of Figure 4 is: $C_p + C_{mount}$
Read Sensitivity	- 24.0 dBm	Measured in a 50-ohm system with a +2.15 dBi gain ideal dipole antenna; using DSB-ASK modulation, $T_{ari} = 25 \mu s$ , $PIE=1.5$ , $BLF=40$ kHz, $DR=8$ and FM0 encoding.
Write Sensitivity	- 21.0 dBm	
Authenticate Sensitivity	-22.5 dBm	

### 4.3 Reader-to-Tag (Forward Link) Signal Characteristics

Table 11: Forward Link Signal Parameters

Parameter	Minimum	Typical	Maximum	Units	Comments
<b>RF Characteristics</b>					
Carrier Frequency	860		960	MHz	North America: 902–928 MHz Europe: 865–868 MHz
Maximum RF Field Strength			+20	dBm	Received by a tag with dipole antenna while sitting on a maximum power reader antenna
Modulation		DSB-ASK, SSB-ASK, or PR-ASK			Double and single sideband amplitude shift keying; phase-reversal amplitude shift keying
Data Encoding		PIE			Pulse-interval encoding
Modulation Depth	80		100	%	$(A-B)/A$ , A=envelope max., B=envelope min.
Ripple, Peak-to-Peak			5	%	Portion of A-B
Rise Time (tr, 10-90%)	0		$0.33T_{ari}$	sec	
Fall Time (tf, 10-90%)	0		$0.33T_{ari}$	sec	
$T_{ari}^*$	6.25		25	$\mu s$	Data 0 symbol period
PIE Symbol Ratio	1.5:1		2:1		Data 1 symbol duration relative to Data 0
Duty Cycle	48		82.3	%	Ratio of data symbol high time to total symbol time
Pulse Width	$MAX(0.265 T_{ari}, 2)$		$0.525T_{ari}$	$\mu s$	Pulse width defined as the low modulation time (50% amplitude)

**\*Values are nominal minimum and nominal maximum, and do not include frequency tolerance. Apply appropriate frequency tolerance to derive absolute periods and frequencies.**

## 4.4 Tag-to-Reader (Reverse Link) Signal Characteristics

Table 12: Reverse Link Signal Parameters

Parameter	Minimum	Typical	Maximum	Units	Comments
<b>Modulation Characteristics</b>					
Modulation		ASK			FET Modulator
Data Encoding		Baseband FM0 or Miller Subcarrier			
Change in Modulator Reflection Coefficient $ \Delta\Gamma $ due to Modulation		0.8			$ \Delta\Gamma  =  \Gamma_{reflect} - \Gamma_{absorb} $ (per read/write sensitivity, Table 10)
Duty Cycle	45	50	55	%	
Symbol Period	1.5625		25	$\mu\text{s}$	Baseband FM0
	3.125		200	$\mu\text{s}$	Miller-modulated subcarrier
Miller Subcarrier Frequency*	40		640	kHz	

\* Values are nominal minimum and nominal maximum, and do not include frequency tolerance. Apply appropriate frequency tolerance to derive absolute periods and frequencies.

## 5 TAG MEMORY

### 5.1 Impinj M775 Tag Chip Memory Map

Table 13: Impinj M775 Physical/Logical Memory Map

Memory Bank Number	Memory Bank Name	Memory Bank Bit Address	Bit Address															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
11 <sub>2</sub>	USER (NVM)	10 <sub>h</sub> -1F <sub>h</sub>	User[15:0]															
		00 <sub>h</sub> -0F <sub>h</sub>	User[31:16]															
10 <sub>2</sub>	TID (ROM)	50 <sub>h</sub> -5F <sub>h</sub>	TID_Serial[15:0]															
		40 <sub>h</sub> -4F <sub>h</sub>	TID_Serial[31:16]															
		30 <sub>h</sub> -3F <sub>h</sub>	TID_Serial[47:32]															
		20 <sub>h</sub> -2F <sub>h</sub>	Extended TID Header = 2000 <sub>h</sub>															
		10 <sub>h</sub> -1F <sub>h</sub>	MDID[3:0] = 1 <sub>h</sub>				Model Number = 1A2 <sub>h</sub>											
		00 <sub>h</sub> -0F <sub>h</sub>	1	1	1	0	0	0	1	0	1	1	0	MDID[8:4] = 00 <sub>h</sub>				
01 <sub>2</sub>	EPC (NVM)	210 <sub>h</sub> -21F <sub>h</sub>	XPC_W1															
			XEB=0	ISO_ID[6:0] = 0000000 <sub>2</sub> (ISO 18000-63 ID)						B=0	C=0	SLI=0	TN=0	U=0	K=0	NR=0	H=0	
		90 <sub>h</sub> -9F <sub>h</sub>	EPC[15:0]															
		80 <sub>h</sub> -8F <sub>h</sub>	EPC[31:16]															
		70 <sub>h</sub> -7F <sub>h</sub>	EPC[47:32]															
		60 <sub>h</sub> -6F <sub>h</sub>	EPC[63:48]															
		50 <sub>h</sub> -5F <sub>h</sub>	EPC[79:64]															
		40 <sub>h</sub> -4F <sub>h</sub>	EPC[95:80]															
		30 <sub>h</sub> -3F <sub>h</sub>	EPC[111:96]															
		20 <sub>h</sub> -2F <sub>h</sub>	EPC[127:112]															
		10 <sub>h</sub> -1F <sub>h</sub>	Protocol-Control Bits (PC)															
		00 <sub>h</sub> -0F <sub>h</sub>	CRC-16															
00 <sub>2</sub>	RESERVED (NVM)	1C0 <sub>h</sub> -1CF <sub>h</sub>	RFU[12:0]=000 <sub>h</sub>												ATV[2:0]			
		D0 <sub>h</sub> -DF <sub>h</sub>	Factory Calibration I[15:0]															
		...	...															
		50 <sub>h</sub> -5F <sub>h</sub>	Factory Calibration A[15:0]															
		40 <sub>h</sub> -4F <sub>h</sub>	Internal Config[15:4]												UK	SR	Internal Conf[1]	A
		30 <sub>h</sub> -3F <sub>h</sub>	Shared Access Password[15:0]															
		20 <sub>h</sub> -2F <sub>h</sub>	Shared Access Password[31:16]															
		10 <sub>h</sub> -1F <sub>h</sub>	Shared Kill Password[15:0]															
		00 <sub>h</sub> -0F <sub>h</sub>	Shared Kill Password[31:16]															

**Note: The Impinj M700 series tag chips have a single 32-bit password; the access and kill passwords are shared and aliased over one another.**

## 5.2 Logical vs. Physical Bit Identification

For the purposes of distinguishing most significant from least significant bits, a logical representation is used in this datasheet where MSBs correspond to large bit numbers and LSBs to small bit numbers. For example, Bit 15 is the logical MSB of a memory row in the memory map. Bit 0 is the LSB. A multi-bit word represented by WORD[N:0] is interpreted as MSB first when read from left to right. This convention should not be confused with the physical bit address indicated by the rows and column addresses in the memory map; the physical bit address, used for the memory bank bit addresses, describes the addressing used to access the memory.

## 5.3 Reserved Memory

Reserved memory contains the kill and access passwords, at bit locations 00-1F<sub>h</sub> and 20-3F<sub>h</sub> respectively. These passwords are the same for Impinj M700 tag chips and are programmed to zero at the factory. Reserved memory also contains three user configuration bits for Impinj M775, which may only be changed in the **secured** state with a non-zero access password unless otherwise noted. The tag will transition from the **open** to **secured** state by receiving an *Access* command sequence with correct access password. Tags with a zero access password do not need the *Access* command sequence to transition to the **secured** state.

- SR = the short range bit. This bit is set to zero at the factory. When this bit set to one, the chip will operate in a short range mode. The chip will not respond at all unless it is in short range. This bit may be changed from the **secured** state with a non-zero password. This bit is at Reserved memory bit location 4D<sub>h</sub> for Impinj M775. See section 5.3.2 for more details.
- A = the AutoTune disable bit. This bit is set to zero at the factory. When the AutoTune disable bit is zero, Impinj AutoTune works as normal. When the bit is one, Impinj AutoTune is disabled and the capacitance on the front end assumes the mid-range value. This bit may be changed from the **secured** state with a zero or non-zero password. This bit is at Reserved memory bit location 4F<sub>h</sub> for all Impinj M700 tag chips. See section 5.3.3 for more details.
- UK = the Unkillable bit. This bit is used to put a tag into unkillable mode. This bit is set to zero at the factory, allowing the tag to be killable using the Gen2v2 *Kill* command sequence if the tag is encoded with a non-zero password. If this bit is written to a value of 1, the tag is permanently put into unkillable mode: the bit cannot be changed and the tag will be permanently unkillable. This bit may be changed from the **secured** state with a zero or non-zero password. This bit is at Reserved memory bit location 4C<sub>h</sub> for Impinj M775. See section 5.3.4 for more details.

To write these three bits for Impinj M775, a *Write* command or single word *BlockWrite* command must be issued to word 4 of Reserved memory. These bits must be written at the same time. The SR and A bits may be changed multiple times. If the UK bit is changed to 1, it cannot be changed. When writing to this word to set the configuration bits, use the payloads as shown in Table 14 for Impinj M775. The AutoTune value is marked ATV[2:0] in word 1C<sub>h</sub> for Impinj M775. The AutoTune value represents the tuning capacitance scale, from zero to four.

**Table 14: Writing User Configurable Bits for Impinj M775, Word 4<sub>h</sub> of Reserved Memory**

Payload (Hex)	Payload (Binary)	Unkillable bit, UK	Short Range Bit, SR	AutoTune Disable Bit, A	Comments
0000	0000 0000 0000 <b>0000</b>	<b>0</b>	<b>0</b>	<b>0</b>	Default values. Tag will be killable, in normal range with AutoTune enabled.
0004	0000 0000 0000 <b>0100</b>	<b>0</b>	<b>1</b>	<b>0</b>	Tag will be killable, in short range with AutoTune enabled.
0001	0000 0000 0000 <b>0001</b>	<b>0</b>	<b>0</b>	<b>1</b>	Tag will be killable, in normal range with AutoTune disabled.
0005	0000 0000 0000 <b>0101</b>	<b>0</b>	<b>1</b>	<b>1</b>	Tag will be killable, in short range with AutoTune disabled.
0008	0000 0000 0000 <b>1000</b>	<b>1</b>	<b>0</b>	<b>0</b>	Tag will be made unkillable, in normal range with AutoTune enabled.

**Note: This word must be written to in the *secured* state. If changing the SR bit, the tag must also have a non-zero access password, entering the *secured* state using the Access command. There are additional valid configuration options not listed above – any combination of the UK, SR and A bits may be set to 1 at the same time. Once the UK bit is set to 1, it will remain set to 1 and will not change even if attempting to write the UK bit to 0.**

### 5.3.1 Shared Access and Kill Password

Impinj M700 series tag chips have a single 32-bit password; the access and kill passwords are shared and aliased over one another. The same password is used for both *Access* and *Kill* commands. *Write*, *BlockWrite* or *Lock* commands to the access password will affect the kill password and vice versa. The password may be read or written from either address. Multi-row reads of the Reserved memory bank will return the same password for words 0-1 and 2-3. The default value for the shared password is all zeroes. Impinj M700 series tag chips will respond to *Access*, *Kill* and *Lock* commands as if the access and kill passwords were logically independent even though they share the same physical memory.

#### 5.3.1.1 Access Password

The single shared 32-bit password functions as the access password in Reserved memory 20<sub>h</sub> to 3F<sub>h</sub>, MSB first. The default value is all zeroes. Tags with a non-zero access password will require a reader to issue this password as part of an *Access* command before transitioning to the **secured** state. The password stored in the access password location will always have the same value and lock status as the kill password.

#### 5.3.1.2 Kill Password

The single shared 32-bit password functions as the kill password in Reserve Memory 00<sub>h</sub> to 1F<sub>h</sub>, MSB first. The default value is all zeroes. Tags with a non-zero kill password will require a reader to issue this password as part of *Kill* command before permanently transitioning to the **killed** state. Tags in the **killed** state will not respond to any commands. A tag will not execute a kill operation if its kill password is all zeroes.

### 5.3.1.3 Locking Password

Impinj M700 series tag chips must have the access and kill passwords locked in the same way. The table below lists specific examples of valid payloads for locking the access and kill passwords. It is possible to lock additional memory alongside the passwords as well – additional payloads are supported as long as the access and kill password lock settings do not conflict. If the payload for the *Lock* command is not valid, the tag chip will respond back with an error code “Not supported” (00000001<sub>2</sub>). For further details about the *Lock* command, refer to the Gen2v2 specification.

**Table 15: Supported *Lock* Command Payloads for Locking Passwords**

Lock Command Payload (Hex)	Lock Command Payload (Binary)	Description
A0000	1010 0000 0000 0000 0000	Access and kill passwords are unlocked and are readable or writable from the open or secured states.
F0000	1111 0000 0000 0000 0000	Access and kill passwords are permanently unlocked and are readable or writable from the open or secured states.
A0280	1010 0000 0010 1000 0000	Access and kill passwords are locked and are readable or writable from the secured state but not from the open state.
F03C0	1111 0000 0011 1100 0000	Access and kill passwords are permanently locked and are not readable or writable from any.

### 5.3.2 Short Range Mode

Impinj M700 series tag chips come with a short-range capability to enhance consumer privacy. The short range bit (SR) in Reserved memory may be written when the tag is in the **secured** state with a non-zero access password. The tag chip would require an *Access* command with the correct access password to transition from the **open** to **secured** state.

- The factory programmed value of the short range bit is zero, which means the tag operates at full range and short range is disabled.
- To enable short range, a reader writes the SR bit to a one. The tag will only respond when it is near the reader, reducing the IC’s read range to less than 1/10 of its normal range.
- To disable short range mode, a reader writes the SR bit to a zero.

Refer to Table 14 for example values to configure bits in Reserved memory.

Short range may also be configured using the Gen2v2 *Untraceable* command by specifying the *range* field as described below. The tag must be in the **secured** state with a non-zero access password in order to use the *Untraceable* command.

- If the *range* field is set to 10<sub>2</sub>: the SR bit will be set to one and the tag will be set to short range operation.
- If the *range* field is set to 00<sub>2</sub>: the SR bit will be set to zero and the tag will be set to normal range operation.
- If the *range* field is set to 01<sub>2</sub>: the SR bit will not be changed but the tag will operate as per the inverse of the SR bit value. For example:
  - If the tag is in short range with SR = 1, and in the **secured** state when it receives an *Untraceable* command with range = 01<sub>2</sub>, it will function in normal range operation until it loses energy. This may be used to ensure that a reader has enough power to talk to a short range tag before committing the change to memory.

### 5.3.3 Impinj AutoTune Disable and AutoTune Value

The AutoTune disable bit is in word 4<sub>h</sub>, marked A in the memory map. The AutoTune value is marked ATV[2:0] in word 1C<sub>h</sub> for Impinj M775. The AutoTune value represents the tuning capacitance scale, from zero to four. A value of zero removes 100 fF of capacitance across the RF input of the tag and a value of four adds 100 fF across the RF input of the chip. See Table 15 for the mapping between AutoTune value and the change in input capacitance. A reader acquires the AutoTune value by issuing a single word *Read* command to the appropriate word in the Reserved memory bank. The AutoTune value is not writable.

- The factory programmed value of the AutoTune disable bit is zero, enabling AutoTune by default.
- To disable AutoTune, a reader writes the A bit to a one. When the AutoTune bit is disabled, the capacitance across the RF input is set to 0 fF. Note that the readout of AutoTune value represents the value the IC would have tuned to with AutoTune enabled, and not the current capacitance across the RF input to the tag.
- To re-enable AutoTune, a reader writes the A bit to a zero.

Refer to Table 14 for example values to configure bits in Reserved memory.

**Table 16: Impinj AutoTune Value**

Impinj Autotune Value	Change in Input Capacitance (fF)
0 <sub>h</sub>	-100
1 <sub>h</sub>	-40
2 <sub>h</sub>	0
3 <sub>h</sub>	+40
4 <sub>h</sub>	+100

### 5.3.4 Unkillable Mode

All Impinj M700 tags supports Gen2v2 password-based kill by default. Impinj M775 tag chips have the capability to make the tags unkillable using the Unkillable mode. This mode allows tags to be made unkillable even if the tag has a non-zero valued kill password. The access and kill passwords are shared for Impinj M700 tag chips, so this mode allows tags to be password protected with a non-zero access password while preventing the tag from being killed with the same non-zero kill password.

Unkillable mode is enabled by writing the unkillable bit (UK) to 1 in Reserved memory. This bit may be changed from the **secured** state with a zero or non-zero password. If this bit is written to a value of 1, the tag is permanently put into unkillable mode: the bit cannot be changed and the tag will be permanently unkillable. This bit is at Reserved memory bit location 4C<sub>h</sub> for Impinj M775.

- The factory programmed value of the unkillable bit is zero, which means the tag may be permanently deactivated, or killed, by having a non-zero password encoded to the tag and using the *Kill* command sequence with the correct kill password.
- To enable unkillable mode, a reader writes the UK bit to a one. The tag will then not be killable using the Gen2v2 *Kill* command sequence. The tag will respond to *Kill* command sequences but the tag will backscatter the error code “Other error” (00000000<sub>2</sub>) in response to the second *Kill* command in the sequence.
- Once the UK bit is written to 1, this bit cannot be changed in subsequent write operations. The tag chip will be permanently unkillable.

Refer to Table 14 for example values to configure bits in Reserved memory for Impinj M775 tag chips.



## 5.4 EPC Memory (EPC Data, Protocol Control Bits, and CRC16)

As per the Gen2v2 specification, tag chip EPC memory contains a 16-bit cyclic-redundancy check word (CRC16) at memory addresses 00<sub>h</sub> to 0F<sub>h</sub>; the 16 protocol-control bits (PC) at memory addresses 10<sub>h</sub> to 1F<sub>h</sub>; and an EPC value beginning at address 20<sub>h</sub>.

### 5.4.1 CRC16

The tag calculates the CRC16 upon power-up over the stored PC bits and the EPC specified by the EPC length field in the stored PC.

### 5.4.2 Protocol Control Word and Extended Protocol Control Word

The 16 protocol control bits, or PC word, include a five-bit EPC length (L bits), a one-bit read-only User memory indicator (UMI), a one-bit read-only extended protocol control indicator (XI), and nine bits of programmable memory from 17<sub>h</sub> to 1F<sub>h</sub> for the numbering system identifier toggle bit, T, and either Reserved for Future Use or Application Family Identifier (RFU or AFI), bits 18<sub>h</sub> to 1F<sub>h</sub>.

- For Impinj M775 tag chips, the UMI bit is set to 1 to indicate the presence of User memory. The factory default PC word value is 3400<sub>h</sub>.

Impinj M775 tag chips implement XPC\_W1 at addresses 210<sub>h</sub> to 21F<sub>h</sub> of EPC memory. Table 18 describes the XPC\_W1 bit values in detail.

**Table 17: StoredPC Bit Values Following the Gen2v2 Specification**

EPC Memory Bank Bit Address	Name	How Set?	Descriptor	Setting
10 <sub>h</sub> -14 <sub>h</sub>	L bits	Written	EPC length field	
15 <sub>h</sub>	UMI	Fixed	User memory indicator (File_0 indicator)	1: Impinj M775
16 <sub>h</sub>	XI	Computed (to a value of 0)	XPC_W1 indicator	0: Impinj M775, as bits 210 <sub>h</sub> -21F <sub>h</sub> of EPC memory are all zero
17 <sub>h</sub>	T	Written	Numbering System Identifier Toggle	0: Tag is used in a GS1 EPCglobal™ Application 1: Tag is used in a non-GS1 EPCglobal™ Application
18 <sub>h</sub> -1F <sub>h</sub>	RFU or AFI	Per the Application	Reserved for Future Use or Application Family Identifier	GS1 EPCglobal™ Application: RFU and fixed1 at zero Non-GS1 EPCglobal™ Application: See ISO/IEC 15961

<sup>1</sup>For Impinj M775 tag chips, if the T bit is written to 0, the PC bits 18<sub>h</sub>-1F<sub>h</sub> will be replaced with XPC\_W1 bits 218<sub>h</sub>-21F<sub>h</sub> (00000002) in reply to an ACK command. See Table 17 and Table 18 for more details.

**Table 18: XPC\_W1 bit values for Impinj M775 following the Gen2v2 specification**

EPC Memory Bank Bit Address	Name	How Set?	Descriptor	Setting
210 <sub>h</sub>	XEB	Computed (to a value of 0)	XPC_W2 indicator	0: Tag has no XPC_W2
211 <sub>h</sub> -217 <sub>h</sub>	RFU	Fixed	Reserved for Future Use	These bits are fixed at zero for both GS1 EPCglobal and ISO/IEC 18000-63 Applications.
218 <sub>h</sub>	B	Fixed	Battery-Assisted Passive indicator	0: Impinj M775, as tag is passive
219 <sub>h</sub>	C	Fixed	Computed response indicator	0: Impinj M775 does not support a ResponseBuffer
21A <sub>h</sub>	SLI	Fixed	SL indicator	0: Impinj M775 does not support the SLI bit
21B <sub>h</sub>	TN	Fixed	Notification indicator	0: Impinj M775 does not support the TN bit
21C <sub>h</sub>	U	Fixed	Untraceable indicator	0: Impinj M775 does not support the U bit
21D <sub>h</sub>	K	Fixed	Killable indicator	0: Impinj M775 does not support the K bit
21E <sub>h</sub>	NR	Fixed	Nonremovable indicator	0: Impinj M775 does not support the NR bit
21F <sub>h</sub>	H	Fixed	Hazmat indicator	0: Impinj M775 does not support the H bit

For more details about the PC field or the CRC16, see the Gen2v2 specification.

A tag reply to an ACK command, during an inventory round, will be determined by which bits are set in the PC word and if the tag is backscattering a truncated EPC. Table 19 shows the possible tag responses for Impinj M700 series tag chips, following the Gen2v2 specification.

**Table 19: Tag reply to an ACK command from the Gen2v2 specification**

T	XI	XEB	Trunc- ation	C AND immed	Tag Backscatter			
					PC	XPC	EPC <sup>1</sup>	CRC
0	0	0	0	0	If Tag does not implement XPC_W1: StoredPC(10 <sub>h</sub> –1F <sub>h</sub> )  If Tag implements XPC_W1: StoredPC(10 <sub>h</sub> –17 <sub>h</sub> ), XPC_W1(218 <sub>h</sub> –21F <sub>h</sub> )	None	Full	PacketCRC
0	0	0	1	0	00000 <sub>2</sub>	None	Truncated	PacketCRC
1	0	0	1	0	00000 <sub>2</sub>	None	Truncated	PacketCRC
1	0	0	0	0	StoredPC(10 <sub>h</sub> – 1F <sub>h</sub> )	None	Full	PacketCRC

<sup>1</sup>Full means an EPC whose length is specified by the L bits in the StoredPC; truncated means an EPC whose length is shortened by a prior Select command specifying truncation. See Select command details in the Gen2v2 specification for more details.

### 5.4.3 EPC Data

The EPC memory bank of Impinj M775 tag chips supports a maximum EPC size of 128 bits (see Table 1). The default configuration from the factory, however, is for a 96-bit EPC. It is possible to adjust the EPC length according to the parameters laid out in the Gen2v2 standard by adjusting the five-bit EPC length in the PC word. The EPC value written into the chip from the factory is listed below in Table 20. The “X” nibbles in the pre-programmed EPC are pre-serialized values that follow the Impinj Monza Self-Serialization formula for Impinj M700 series tag chips.

For more details on the pre-serialization formula used to generate the factory-programmed EPC, refer to the [TID Memory Maps for Monza Self-Serialization](#).

**Table 20: EPC at Factory-Program**

Impinj Part Number	Tag Chip Model	Factory default PC Bits (HEX)	EPC Value Pre-programmed at the Factory (hex)
IPJ-M775A-A00	Impinj M775	3400	E2C0 11A2 A5XX XXXX XXXX XXXX

## 5.5 Tag Identification (TID) Memory

The ROM-based Tag Identification memory contains Impinj-specific data as shown in Table 21.

- The EPCglobal™ Class ID (E2<sub>h</sub>) is stored in TID bit locations 00<sub>h</sub>–07<sub>h</sub>.
- Bit 08<sub>h</sub> is the XTID (X) indicator bit; X has a value of 1 to indicate the presence of an extended TID, consisting of a 16-bit header and a 48-bit serialization.
- Bit 09<sub>h</sub> is the Security (S) indicator bit; S has a value of 1 to indicate the Impinj M775 tag chip does support the *Authenticate* command.
- Bit 0A<sub>h</sub> is the File (F) indicator bit; F has a value of 0 to indicate the Impinj M775 tag chip does not support the *FileOpen* command.
- The GS1-assigned 9-bit Manufacturer Identifier (MDID) for Impinj is 000000001<sub>2</sub> and is located in TID memory bit locations 0B<sub>h</sub>–13<sub>h</sub>.

- The Impinj M700 tag chip model number is located in TID memory bit locations 14<sub>h</sub>-1F<sub>h</sub>. See Table 22 for details.

**Table 21: TID Memory Details**

Memory Bank Number	Memory Bank Name	Memory Bank Bit Address	Bit Address																
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
10 <sub>2</sub>	TID (ROM)	50 <sub>h</sub> -5F <sub>h</sub>	TID_SERIAL[15:0]																
		40 <sub>h</sub> -4F <sub>h</sub>	TID_SERIAL[31:16]																
		30 <sub>h</sub> -3F <sub>h</sub>	TID_SERIAL[47:32]																
		20 <sub>h</sub> -2F <sub>h</sub>	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		10 <sub>h</sub> -1F <sub>h</sub>	MDID[3:0]			Tag Model Number													
			0	0	0	1	0	0	0	1	1	0	1	0	0	0	1	0	
		00 <sub>h</sub> -0F <sub>h</sub>	EPCglobal™ Class ID							X	S	F	MDID[8:4]						
1	1		1	0	0	0	1	0	1	1	0	0	0	0	0	0			

**Table 22: Impinj M775 Tag Model Number Details**

Tag Chip Model	Tag Model Number	
	Hex	Binary
Impinj M775	1A2	0001 1010 0010

## 5.6 User Memory

The Impinj M775 tag chip User memory banks contains 32 bits of memory: two 16-bit words at memory addresses 00<sub>h</sub> to 1F<sub>h</sub>. For further details about writing to User memory, refer to the Gen2v2 specification.

# 6 ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed in this section may cause permanent damage to the tag chip. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this datasheet is not guaranteed or implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 6.1 Temperature

The tag chip is designed to be used within the temperature ranges listed in Table 23. These ranges specify the operating, storage and survival conditions for the tag chip. Tag functional and performance requirements are met over the operating range, unless otherwise specified.

**Table 23: Temperature Parameters**

Parameter	Minimum	Typical	Maximum	Units	Comments
Extended Operating Temperature	-40		+85	°C	Default range for all functional and performance requirements except write operations. Write operations are limited to the Gen2 extended temperature range maximum of 65°C.
Storage Temperature	-40		+85/125	°C	At 125°C data retention is 1 year
Assembly Survival Temperature			+260	°C	Applied for one minute
Temperature Rate of Change			4	°C / sec	During operation

## 6.2 Electrostatic Discharge (ESD) Tolerance

The tag chip is guaranteed to survive ESD as specified in Table 24.

**Table 24: ESD Limits**

Parameter	Minimum	Typical	Maximum	Units	Comments
ESD			2,000	V	HBM (Human Body Model)

## 6.3 NVM Use Model

Tag memory is designed to endure 100,000 write cycles or retain data for 10 years.

# 7 ORDERING INFORMATION

Contact [sales@impinj.com](mailto:sales@impinj.com) for ordering support.

**Table 25: Ordering Information**

Part Number	Form	Product	Processing Flow
IPJ-M775A-A00	Wafer	Impinj M775 tag chip	Padded, thinned (to ~120 μm) and diced

## 8 NOTICES

Copyright © 2024, Impinj, Inc. All rights reserved.

Impinj gives no representation or warranty, express or implied, for accuracy or reliability of information in this document. Impinj reserves the right to change its products and services and this information at any time without notice.

EXCEPT AS PROVIDED IN IMPINJ'S TERMS AND CONDITIONS OF SALE (OR AS OTHERWISE AGREED IN A VALID WRITTEN INDIVIDUAL AGREEMENT WITH IMPINJ), IMPINJ ASSUMES NO LIABILITY WHATSOEVER AND IMPINJ DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATED TO SALE AND/OR USE OF IMPINJ PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT.

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY PATENT, COPYRIGHT, MASKWORK RIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT IS GRANTED BY THIS DOCUMENT.

Impinj assumes no liability for applications assistance or customer product design. Customers should provide adequate design and operating safeguards to minimize risks.

Impinj products are not designed, warranted or authorized for use in any product or application where a malfunction may reasonably be expected to cause personal injury or death, or property or environmental damage ("hazardous uses"), including but not limited to military applications; life-support systems; aircraft control, navigation or communication; air-traffic management; or in the design, construction, operation, or maintenance of a nuclear facility. Customers must indemnify Impinj against any damages arising out of the use of Impinj products in any hazardous uses.

Impinj, and Impinj products and features are trademarks or registered trademarks of Impinj, Inc. For a complete list of Impinj Trademarks, visit [www.impinj.com/trademarks](http://www.impinj.com/trademarks). All other product or service names may be trademarks of their respective companies.

The products referenced in this document may be covered by one or more U.S. patents. See [www.impinj.com/patents](http://www.impinj.com/patents) for details.